

---

## 3-Phase 1200V/550A SiC MOSFET Intelligent Power Module – Version B CXT-PLA3SA12550A-Datasheet

---

Version: 1.17  
13-Jan-25  
(Last Modification  
Date)

### General description

CXT-PLA3SA12550A is a 3-phase 1200V/550A SiC MOSFET Intelligent Power Module integrating the power switches and the gate driver based on the CISSOID HADES2® chipset.

With its **pin fin baseplate**, this module addresses high power density water cooled converters offering a SiC power module designed for operation at high junction temperature (up to 175°C). This solution gives access to the full benefits of SiC technology

to achieve high power density thanks to low switching losses and high temperature operation.

The integration of the gate driver together with the power module give direct access to a fully validated and optimized solution in terms of switching speed and losses, robustness against  $di/dt$ ,  $dV/dt$  and protection of the power stages (Desat, UVLO, AMC, SSD).



## Key Features

- VDS breakdown voltage: 1200V
- Low  $R_{DS(on)}$ <sup>1</sup>: typ 2.53m $\Omega$
- Max Continuous current:
  - 550A typ. @ T<sub>c</sub>=25°C
  - 400A typ. @ T<sub>c</sub>=90°C
- Thermal resistance (J2C):
  - 0.106 °C/W typ.
- Max 175°C operating junction temperature (power devices)
- Switching Energy@ 600V/300A:
  - E<sub>on</sub>: 9 mJ
  - E<sub>off</sub>: 7 mJ
- Switching frequency: 50kHz max<sup>2</sup>
- Isolation (baseplate – power pins):
  - 4000VDC (1min)
- Common mode transient immunity:
  - >50kV/ $\mu$ s
- Dimensions:
  - 104(W) x 154(L) X 34(H) (all in mm)
- Weight: 590g
- Single power supply (VCC):
  - +12V to +18V
- Max 125°C operating ambient temperature (gate driver)
- Isolation (primary – secondary):
  - 3000VDC (1min)
- Parasitic capacitance:
  - typ 11pF per phase
- PWM input signal
  - 5V Schmitt trigger input
  - Active-High (Active-Low as an option)
- Open-drain fault reporting:
  - per side (top or bottom)
  - per phase as an option
- Turn-On/Off delay: 180ns typ.
- Under voltage lockout (UVLO)
  - On VCC
  - On internally generated secondary supplies
- Desaturation protection
- Soft Shutdown turn-off (SSD)
- Negative gate drive (-3V)
- Active Miller Clamping (AMC)
- Gate-Source Short-circuit Protection
- Y-Cap (2\*1nF/1000V) between GND and baseplate

<sup>1</sup> Package resistance excluded

<sup>2</sup> With Gate driver temperature derating from 25kHz to 50kHz (see curve at page 18)

## Ordering Information


Product Name	Version	Status	Ordering Reference	Marking
CXT-PLA3SA12550A	A	NRND <sup>1</sup>	CXT-PLA3SA12550AA	CXT-PLA3SA12550AA
	B	Active	CXT-PLA3SA12550AB	CXT-PLA3SA12550AB

## Revision notes


From CXT-PLA3SA12550AA to CXT-PLA3SA12550AB	
1	New connector with locking mechanism, compatible with board-2-board and board-2-cable assemblies (cfr section Mechanical information page 21)
2	High frequency electrical connection between primary ground and baseplate (cfr section Y-Cap connection to baseplate page 18)
3	Fully isolated DC bus voltage measurement (cfr page 8)
4	Improved PCB robustness
5	Increased mechanical clearance around fixing points
6	Increased dimension of the gate driver PCBA (cfr section Mechanical information page 21)
7	Minor increase of gate driver current consumption (cfr page 10)
8	Only "DIRECT mode" supported, i.e. two independent PWM inputs "LOCAL mode", i.e. local generation of 2 non-overlapped PMW signals, has been removed.

<sup>18</sup> NRND: Not Recommended for New Designs

**Block diagram**



## Pinout<sup>4</sup>



<sup>4</sup> “VDCU+, VDCV+, VDCW+”, “VDCU-, VDCV-, VDCW-” are not connected to each other internally

**Pinout (cnt'd)**

Interface	Pin	Pin name	Description
<b>POWER</b>		<b>VDCU+</b>	U Phase positive power supply
		<b>VDCU-</b>	U Phase negative power supply
		<b>VDCV+</b>	V Phase positive power supply
		<b>VDCV-</b>	V Phase negative power supply
		<b>VDCW+</b>	W Phase positive power supply
		<b>VDCW-</b>	W Phase negative power supply
		<b>U</b>	Half-Bridge output U
		<b>V</b>	Half-Bridge output V
		<b>W</b>	Half-Bridge output W

<b>CONTROL</b>	<b>A1</b>	<b>PWM-UT</b>	PWM input high-side phase U
	<b>A2</b>	<b>TEMP-U</b>	Phase U temperature measurement output
	<b>A3</b>	<b>PWM-VT</b>	PWM input high-side phase V
	<b>A4</b>	<b>PWM-VB</b>	PWM input low-side phase V
	<b>A5</b>	<b>FLT-T-V</b>	Phase V fault output or 3 phase high-side (=top) fault output
	<b>A6</b>	<b>FLT-B-U</b>	Phase U fault output or 3 phase low-side (=bottom) fault output
	<b>A7</b>	<b>VCC</b>	Gate driver positive power supply
	<b>A8</b>	<b>GND</b>	Gate driver negative power supply
	<b>A9</b>	<b>NC</b>	Do not connect
	<b>A10</b>	<b>NC</b>	Do not connect
	<b>A11</b>	<b>TEMP-V</b>	Phase V temperature measurement output
	<b>A12</b>	<b>FLT-W</b>	Phase W fault output (not used in case of fault reporting per side)
	<b>A13</b>	<b>PWM-WT</b>	PWM input high-side phase W
	<b>B1</b>	<b>PWM-UB</b>	PWM input low-side phase U
	<b>B2</b>	<b>RSTN</b>	Reset signal (active low); while low, forces all PWM to inactive state
	<b>B3</b>	<b>VDCM</b>	DC BUS voltage monitoring output
	<b>B4</b>	<b>GND</b>	Gate driver negative power supply
	<b>B5</b>	<b>VCC</b>	Gate driver positive power supply
	<b>B6</b>	<b>GND</b>	Gate driver negative power supply
	<b>B7</b>	<b>VCC</b>	Gate driver positive power supply
	<b>B8</b>	<b>GND</b>	Gate driver negative power supply
	<b>B9</b>	<b>VCC</b>	Gate driver positive power supply
	<b>B10</b>	<b>NC</b>	Do not connect
	<b>B11</b>	<b>NC</b>	Do not connect
	<b>B12</b>	<b>TEMP-W</b>	Phase W temperature measurement output
	<b>B13</b>	<b>PWM-WB</b>	PWM input low-side phase W

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Value	Unit
Case temperature	$T_C$		-40°C to 150°C	°C
Storage temperature	$T_{STG}$		-40°C to 125°C	°C
Weight	g		590	g

## “SiC Power MOSFET Power module”

Parameter	Symbol	Condition	Value	Unit
Drain – Source Voltage	$V_{DS}$	$T_j=25^\circ\text{C}$	1200	V
		$T_j=175^\circ\text{C}$	1200	V
MOSFET Continuous Drain Current	$I_D$	$V_{GS}=15\text{V}, T_C=25^\circ\text{C}, T_j<175^\circ\text{C}$	550	A
		$V_{GS}=15\text{V}, T_C=90^\circ\text{C}, T_j<175^\circ\text{C}$	400	A
Pulsed Drain Current	$I_{Dpulse}$	pulse width $t_p$ limited by $T_{jmax}$	720	A
Junction temperature	$T_j$		175°C	°C
Case and Storage temperatures	$T_C, T_{STG}$		-40°C to 150°C	°C
Stray Inductance	$L_{Stray}$	Between VDCX+ and VDCX-	11.2	nH
Package resistance @ 25°C <sup>5</sup>		Between VDCX+ and phase output	0.7	mΩ
		Between VDCX- and phase output	0.7	mΩ
Clearance distance		From VDCX+ to VDCX-	5.6	mm
		From U,V,W to Baseplate	12	mm
		From VDCX+,VDCX- to Baseplate	12	mm
		From Gate driver HS,LS to Primary	4.44	mm
		From Gate driver Primary to U,V,W	7.1	mm
		From Gate driver HS,LS to VDCX+,VDCX-	2.22	mm
Creepage distance		From VDCX+ to VDCX-	7.6	mm
		From U,V,W to Baseplate	12	mm
		From VDCX+,VDCX- to Baseplate	12	mm
		From Gate driver HS,LS to Primary	5	mm
		From Gate driver Primary to U,V,W	>15	mm
		From Gate driver HS,LS to VDCX+,VDCX-	>15	mm
CTI-Comparative Tracking Index		Power module	min 175	
Mounting Torque	$M_P$	Terminals VDCX+, VDCX-, U,V,W	4	Nm
	$M_{BP}$	Baseplate	2	Nm

<sup>5</sup> Package resistance temperature coefficient: 0.39%/°C

## Absolute Maximum Ratings

### “Gate Driver”

Parameter	Min.	Max.	Units
VCC-GND	-0.5	18	V
PWM-XT/PWM-XB/RSTN wrt GND	-0.5V	5.5	V
FLT-B-U/ FLT-T-V/FLT-W wrt GND	-0.5V	18	V
CTI-Comparative Tracking Index	175		
Junction Temperature		175	°C
Storage and Operating Temperature	-40	125	°C
ESD Rating (Human Body Model) between VCC/GND/PWM-XT/PWM-XB/RSTN/FLT-X pins	1.5		kV

## Isolation

Parameter	Condition	Min.	Typ.	Max.	Units
Any of “VDCX+/VDCX- /U/V/W” wrt to baseplate	DC (for 1mn)		4000		V
	@ 1000VDC		>1		GΩ
Any of “VDCX+/VDCX- /U/V/W” wrt any of “ VCC/GND/PWM-XT/PWM- XB/FLT-X”	DC (for 1mn)		3000		V
	@ 1000VDC		>1		GΩ
Any of “VCC/GND/PWM- XT/PWM-XB/FLT-X” wrt to baseplate <sup>6</sup>	DC (for 1mn)		4000		V
	@ 1000VDC		>1		GΩ
Parasitic capacitance	Between high-side and primary (per phase)		11		pF

## DC Bus Voltage Monitoring

Parameter	Symbol	Condition	Typ	Unit
DC BUS voltage monitoring output	VDCM		0.0033*[Diff(VDCV+,VDCU-)+3]	V
DC BUS voltage monitoring output bandwidth	VDCM-BW		1	kHz

## Temperature Monitoring

Parameter	Symbol	Condition	Typ	Unit
Temperature monitoring output	TEMP-U TEMP-V TEMP-W		$NTC_{R(Ohm)} * 5 / (NTC_{R(Ohm)} + 1500)$	V
NTC resistance	NTC <sub>R</sub>	T <sub>NTC</sub> =25°C	5000	Ω
NTC isolation wrt power device terminals <sup>7</sup>		1200VDC; 175°C	>1	GΩ

Steinhart-Hart Coefficients for NTC<sub>R</sub> versus Temperature computation:

$$1/(T_{NTC}-273.15) = A+B*\ln(R)+C*\ln^3(R)$$

	A	B	C
T <sub>NTC</sub> < (273.15+25)K	9.931*10 <sup>-4</sup>	2.658*10 <sup>-4</sup>	1.563*10 <sup>-7</sup>
T <sub>NTC</sub> > (273.15+25)K	9.923*10 <sup>-4</sup>	2.664*10 <sup>-4</sup>	1.496*10 <sup>-7</sup>

<sup>6</sup> Data valid with Y-Cap metallic connections to baseplate broken (see “Y-Cap connection to baseplate” section p.18)

<sup>7</sup> Isolation is provided by the protective gel inside the power module



## Electrical Characteristics "Power module"

Unless otherwise stated: (VCC-GND)=15V,  $T_c=25^\circ\text{C}$ . **Bold underlined** values indicate values over the whole temperature range ( $-40^\circ\text{C} < T_J < +175^\circ\text{C}$ ).

### "SiC Power MOSFET's"

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Threshold voltage	$V_{TH}$	$T_j=25^\circ\text{C}$ ; $I_{DS} = 0.02\text{A}$ ; $V_{DS} = V_{GS}$	1.8	2.18	3.5	V
		$T_j=175^\circ\text{C}$ ; $I_{DS} = 0.02\text{A}$ ; $V_{DS} = V_{GS}$		1.67		V
Drain cut-off current	$I_{DSS}$	$V_{GS} = -3\text{V}$ , $V_{DS} = 1200\text{V}$ , $T_j = 25^\circ\text{C}$		1		$\mu\text{A}$
		$V_{GS} = -3\text{V}$ , $V_{DS} = 1200\text{V}$ , $T_j = 175^\circ\text{C}$		50		$\mu\text{A}$
Static drain-to-source resistance <sup>8</sup>	$R_{DSon}$	$V_{GS} = 15\text{V}$ , $I_D = 300\text{A}$ , $T_j = 25^\circ\text{C}$		2.53	3.2	$\text{m}\Omega$
		$V_{GS} = 15\text{V}$ , $I_D = 300\text{A}$ , $T_j = 175^\circ\text{C}$		4.4		$\text{m}\Omega$
Breakdown drain-to-source voltage (DC characterization)	$V_{BRDS}$	$V_{GS} = -3\text{V}$ ; $I_{DS} = 500 \mu\text{A}$	<b>1200</b>			V
Input capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}_{DC}$ , $V_{DS} = 600\text{V}_{DC}$		40.3		nF
Output capacitance	$C_{OSS}$	$f = 100 \text{ kHz}$		1.6		nF
Feedback capacitance	$C_{RSS}$	$V_{AC} = 25\text{mV}$		84		pF
Turn-on delay time	$T_{d(ON)}$	$V_{DS} = 600\text{V}$ ; $V_{GS} = -3/15\text{V}$ ; $I_{DS} = 300\text{A}$ ; $L = 50\mu\text{H}$		97		ns
Rise time	$T_r$			102		ns
Turn-off delay time	$T_{d(OFF)}$			276		ns
Fall time	$T_f$			52		ns
Turn-On Switching Energy	$E_{on}$			9		mJ
Turn-Off Switching Energy	$E_{off}$			7		mJ
Gate to Source Charge	$Q_{GS}$		$T_j = 25^\circ\text{C}$ ; $V_{DS} = 600\text{V}$ ; $I_{DS} = 300\text{A}$ ; $V_{GS} = -3/15\text{V}$		365	
Gate to Drain Charge	$Q_{GD}$			356		nC
Total Gate Charge	$Q_G$			1137		nC
Short-circuit protection threshold	$I_{SCth}$	$T_j = 25^\circ\text{C}$		1430		A
		$T_j = 175^\circ\text{C}$		840		A
Maximum short-circuit duration	tsc			2		$\mu\text{s}$

### "SiC Reverse Diode"

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Diode Forward Voltage	$V_F$	$T_j = 25^\circ\text{C}$ ; $I_{SD} = 300\text{A}$ ; $V_{GS} = -3\text{V}$		4.54		V
		$T_j = 175^\circ\text{C}$ ; $I_{SD} = 300\text{A}$ ; $V_{GS} = -3\text{V}$		3.97		V
Continuous Diode Forward Current	$I_{SD,DC}$	$V_{GS} = -3\text{V}$ , $T_c = 25^\circ\text{C}$ , $T_j < 175^\circ\text{C}$		300		A
Diode Pulse Current	$I_{SD, Pulse}$	$V_{GS} = -3\text{V}$ , pulse width $t_p$ limited by $T_{jmax}$		720		A
Reverse Recovery Time	$t_{RR}$	$V_{DS} = 600\text{V}$ ; $V_{GS} = -3\text{V}$ ; $I_{SD} = 300\text{A}$ $T_j = 25^\circ\text{C}$ ; $L = 50\mu\text{H}$ ; $di/dt = 9.5\text{A/ns}$		33.2		ns
Reverse Recovery Charge	$Q_{RR}$			2		$\mu\text{C}$
Peak Reverse Recovery Current	$I_{RR}$			110		A
Reverse Recovery Energy	$E_{RR}$			0.3		mJ

## Thermal Characteristics

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Junction-to-Fluid Thermal resistance <sup>9</sup>	$\Theta_{JF}$	Each switch position		0.146		$^\circ\text{C/W}$
Junction-to-Case Thermal resistance	$\Theta_{JC}$	Each switch position		0.106		$^\circ\text{C/W}$
Operating Junction Temperature					<b>175</b>	$^\circ\text{C}$

<sup>8</sup>  $R_{DSon}$  does not include package resistance; see section Absolute Maximum Ratings for information about package resistance

<sup>9</sup> Measurement conditions: Flow rate: 10l/min; 50% ethylene glycol, 50% water, 75 $^\circ\text{C}$  inflow temperature. Reference cooler design available upon request.


## Electrical Characteristics “Gate Driver”

Unless otherwise stated: (VCC-GND)=15V, T<sub>amb</sub>=25°C. **Bold underlined** values indicate values over the whole temperature range (-40°C < T<sub>J</sub> < +175°C).


Parameter	Condition	Min	Typ	Max	Units
<b>Gate driver power supply</b>					
VCC		<b>12</b>	<b>15</b>	<b>18</b>	V
I <sub>VCC</sub>	0 kHz PWM; VCC=15V		189		mA
	25 kHz PWM; VCC=15V; VDCX+ = 0V		465		mA
	25 kHz PWM; VCC=15V; VDCX+ = 600V;		619		mA
<b>PWM-XL/PWM-XH/RSTN inputs</b>					
V <sub>IH</sub>	Applies to PWM-XB/PWM-XT/RSTN		3.5		V
V <sub>IL</sub>			1.6		V
Hysteresis			1.9		V
Pull-down impedance (PWM-XB/PWM-XT)/ pull-up impedance (RSTN)			2		kΩ
<b>FLT-X open drain outputs</b>					
On resistance				<b>25</b>	Ω
Voltage on FLT-X				<b>18</b>	V
Internal pull-up resistance	Connected between FLT-X and VCC		10		kΩ
Minimum external pull-up resistance			300		Ω
Output Fall Time (90% to 10%)	On 50 pF external capacitance External pull-up: 300 Ohm to VCC		36		ns
<b>PWM data path</b>					
PWM frequency <sup>10</sup>				<b>50</b>	kHz
Duty cycle		<b>0</b>		<b>100</b>	%
Anti-glitch filter window			500		ns
Propagation delay (PWM-XB/PWM-XT →U/V/W) (50% to 10%)			180		ns
<b>Fault latching time</b>					
Timer value (Primary or Secondary faults)			14		ms
Timer variation		-30		+25	%
<b>Under-voltage Lockout on VCC (UVLO_P)</b>					
UVLO_P High Threshold			9.75		V
UVLO_P Low Threshold			8.2		V
Delay from UVLO_P detection to FLT-X @ fault level			200		ns
<b>Under-voltage Lockout on secondaries gate driver supplies(UVLO_S)</b>					
UVLO_S High Threshold			16.8		V
UVLO_S Low Threshold			15.5		V
Delay from UVLO_S detection to FLT-X @ fault level			600		ns
<b>Desaturation detection (DESAT_H, DESAT_L)</b>					
Desaturation Threshold	wrt to power switch source		4.6		V
Desaturation Blanking time			1		μs
Delay from Desaturation detection to FLT-X in fault state			600		ns
Soft Shutdown gate fall time	V <sub>GS</sub> from 15V to 0V		1		μs

<sup>10</sup> Please refer to section Gate driver temperature derating for operation above 25kHz (page 18)


**Typical performance (per switch)**




**Figure 1:** Drain current vs  $V_{DS}$  ( $V_{GS}=15V$ ,  $t_p < 200\mu s$ )<sup>11</sup>




**Figure 2:** On-state drain source resistance vs. Drain current ( $V_{GS}=15V$ ,  $t_p < 200\mu s$ )<sup>11</sup>




**Figure 3:** Normalized on-state drain source resistance ( $I_{DS}=300A$ ,  $V_{GS}=15V$ ,  $t_p < 200\mu s$ )<sup>11</sup>



**Figure 4:** Drain current vs  $V_{GS}$  voltage ( $V_{DS}=20V$ ,  $t_p < 200\mu s$ )




**Figure 5:** 3rd quadrant characteristics ( $V_{GS}=15V$ ,  $t_p < 200\mu s$ )<sup>11</sup>




**Figure 6:** 3rd quadrant characteristics ( $V_{GS}=-3V$ ,  $t_p < 200\mu s$ )<sup>11</sup>

<sup>11</sup> Package resistance excluded


**Typical performance (per switch) (cnt'd)**




**Figure 7:** Typical capacitances vs  $V_{DS}$  ( $T_j=25^\circ\text{C}$  ;  $f = 100 \text{ kHz}$ ,  $V_{AC} =25\text{mV}$ )




**Figure 8 :** Typical capacitances vs  $V_{DS}$  ( $T_j=25^\circ\text{C}$  ;  $f = 100 \text{ kHz}$ ,  $V_{AC} =25\text{mV}$ )




**Figure 9:** Threshold vs temp ( $I_{DS}=20\text{mA}$ ;  
 $V_{GS}=V_{DS}$ )




**Figure 10 :** Switching Energy




**Figure 11 :** Reverse Recovery Energy



**Figure 12 :** Max  $dV/dt$  vs Drain current




**Figure 13 :** Max Turn-off  $dI/dt$  vs Drain current




**Figure 14 :** Switching energy computation


**Typical performance (per switch) (cnt'd)**




**Figure 15:** MOSFET Junction to Case Thermal Impedance




**Figure 16:** Forward Bias Safe Operating Area (FBSOA)




**Figure 17 :** Reverse Bias Safe Operating Area (RBSOA)



**Figure 18:** Continuous Drain Current Derating vs Case temperature



**Figure 19 :** Maximum Power Dissipation Derating vs Case temperature



**Figure 20 :** Maximum Phase Current Capability vs Switching Frequency (Inverter Application)

## Gate Driver Circuit Functionality

### Description

The main features of the CXT-PLA3SA12550A gate driver are:

- Isolated data transmission (robust to high dV/dt) (data and fault) on both high and low side channels
- Adjustable fault timer with automatic restart
- Safe start-up sequence through monitoring of the main supply (UVLO) and of the voltage regulators output (through Power-Good function)
- Permanent and programmable Under-Voltage Lockout (UVLO) monitoring on external and internally generated power switch supplies
- Desaturation detection function with programmable blanking time and threshold protecting power switches in case of abnormal current levels
- Soft-Shutdown transistor and control performing power device graceful shutdown in case of fault and so preventing too high di/dt in the power stage
- Flyback DC-DC converter (one per phase) with cycle-by-cycle current limit for short circuit protection
- High-precision (typ 3%) high-level gate voltage generation
- Single-ended Schmitt-trigger PWM inputs
- Open-drain low-ohmic (typ. 25Ω) fault output
- Support of 2 separate incoming PWM channels with anti-overlap protection on incoming PWM signals
- Configurable 500ns (typ) spike filter on incoming PWM signal for enhanced noise robustness
- Gate-2-Source short-circuit protection
- Support of 100% duty-cycle PWM
- Very low parasitic capacitance between secondaries and primary
- Isolated DC bus voltage measurement

### Under-Voltage Lockout (UVLO)

The CXT-PLA3SA12550A gate driver board constantly monitors:

- VCC power supply
- High-side secondary supplies (typ +15V/-3V)
- Low-side secondary supplies (typ +15V/-3V)

At the primary side, the monitored power supply is “VCC-GND”; to avoid oscillation when (VCC-GND) is close to the UVLO threshold, a hysteresis is implemented.

At each secondary side, the monitored power supply is “VDD\_L-VSS\_L”/ “VDD\_H-VSS\_H”; to avoid oscillation when (VDD\_x-VSS\_x) is close to the UVLO threshold, a hysteresis is implemented.

Refer to the chapter Fault Management for details about fault behavior and management.

### On-board power supplies

The on-board isolated power supply (per phase) is a regulated flyback DC-DC converter providing both high-side and low-side channels with the positive and negative supply voltages required to drive the power FETs. It offers high voltage isolation between the channels, high dV/dt sustainability and very low parasitic capacitance. Cycle-by-cycle current monitoring at primary side is implemented to protect the board against short-circuit.

High accuracy (typ 3%) is achieved on all secondary positive supplies to optimize thermal behaviour of the power switches.

## Interface towards controller

### PWM inputs

The PWM-XB and PWM-XT input interface is based on 5V Schmitt-Trigger input receivers and is Active High. Active Low is available as an option.

The CXT-PLA3SA12550A gate driver board implements 2 protection functions on the PWM data paths:

- Anti-glitch: any negative or positive glitch on the PWM-XB/PMW-XT signals smaller than a programmed value is ignored by the board; this increases the immunity of incoming signals from external noise; the PWM signals are delayed by the corresponding anti-glitch time

$$t_{MINPW} \text{ (ns)} = 1 * [C_{GLIX} \text{ (pF)}]$$

- Anti-overlap: this circuit prevents PWM-XB and PMWH from being active at the same time.

### FAULT outputs

The output buffers operate as an open-drain driver with a very low on resistance (typ. 25Ω), enabling the use of low value pull-up resistance for increased noise immunity.

An on-board 10k pull-up resistance (connected to the internal 5V supply) is present on each fault output to facilitate initial testing.

By default, there is one fault output per side [top/bottom] (one fault per phase is available as an option<sup>12</sup>).

### Isolated data transmission

The CXT-PLA3SA12550A gate driver board uses integrated digital isolators. Those devices provide isolation, immunity against high dV/dt and low parasitic capacitance.

In case no power supply is present at the secondary side, a fault is generated at the primary side.

## Desaturation detection

The purpose of the desaturation function is to detect if the voltage at the drain of the power switch, in “ON” state, is higher than a given threshold. This informs the logic part of the system about possible damage of the power arm (e.g. a short circuit at the arm level leading to an overcurrent in the power switch).

Sensing of the power device drain voltage is performed through a high voltage sensing diode whose cathode is connected to the power switch drain and whose anode is connected to a current source (typ 2mA) and a sensing circuit.

When the DC power terminals are neither connected nor powered externally, per phase circuit, the gate driver DESAT function will bias the power terminals “VDCx+” – “VDCx-” to 19V through a 15 kOhm impedance.

The desaturation threshold (voltage on transistor VDS) is configured by on-board resistors and can be tuned according to the table below.

Rdesat value	Desat threshold (V)	
	25°C	125°C
0KΩ	1.18	1.47
5KΩ	2.6	2.87
10KΩ	4.01	4.27
12KΩ (default)	4.6	4.83
15KΩ	5.42	5.66
20KΩ	6.84	7.06

At system level, the de-saturation detection should only be taken into account after a defined time following the low-to-high transition on the power device gate. This “blanking” time  $t_{DESAT\_D}$  is implemented and adjusted by an on-board capacitor  $C_{DESATD}$  (68pF installed) and can be calculated as follows:

$$t_{DESATD} \text{ (ns)} = 14 * [C_{DESATD} \text{ (pF)} + 7]$$

If after  $t_{DESAT\_D}$  time the DESAT comparator output indicates that the transistor VDS level is higher than the programmed threshold value, an internal DESAT fault is generated. Refer to the chapter Fault

<sup>12</sup> Contact CISSOID if you require this option

Management for details about fault behavior and management.

When a desaturation fault is detected, the power module gate is gracefully discharged thanks to the Soft-Shutdown circuit to avoid high  $di/dt$  at power module turn-off

## Active Miller Clamping

In case of high positive  $dV/dt$  and despite the negative drive of the power module gate, a parasitic turn-on of the gate could take place, inducing shoot-through current on the power arm.

To prevent this, the CXT-PLA3SA12550A gate driver board implements an Active Miller Clamping function by bypassing the gate resistance with a low ohmic path (implemented with a transistor) when the gate is driven negative.

This transistor also helps to limit the amplitude of negative kick on the power module gate in case of negative  $dV/dt$ .

## Fault Management

Fault management takes place on each phase independently.

On the **primary side**, a fault is generated by any of the following situations:

- Main power supply (VCC) is below the UVLO threshold
- Primary linear voltage regulator (generating the 5V output required by the on-board logic) is below the internal Power Good level

Those faults are internally combined to generate a unique fault signal. This internal primary fault signal is latched for 14msec.

While the fault is latched:

- Both FLT-X pins are tied to "0"
- Both power switches are turned off
- On board DC-DC Converter is off

After the predefined latch time period, the phase controller will attempt to return to normal operation:

- If the fault is still present, the phase will stay in the fault state till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), the phase will go out of FAULT state and return to

normal operation (DC-DC converter turned on and data paths active); still, on the PWM path, transition to normal operation will happen on the next positive edge of the incoming PWM signal.

The primary fault state is combined with the faults returned by the secondary devices according to Table 1 or Table 2.

On **each of the secondary sides**, fault is generated by any of the following situations:

- Power supply is below the UVLO threshold
- Secondary voltage regulator (5V) output voltage is below the Power-Good threshold
- Desaturation situation is detected by the DESAT comparator

These faults are internally combined to generate a unique fault signal. This internal fault signal is latched for 14msec.

While the fault is latched, the gate driver is turned off. At the transition between "no fault" and "fault" situation, the gate driver circuit is gracefully shut down.

After the predefined latch time period, the gate driver circuit returns to normal operation:

- If the fault is still present, the gate driver is kept turned off till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), normal operation will resume on the next positive edge of the incoming PWM signal



Prim fault	Low-side fault	High-side fault	FLT-B-U (Bottom)	FLT-T-V (Top)
No	No	No	High-Z (pulled up)	High-Z (pulled up)
No	Yes	No	Pulled down	High-Z (pulled up)
No	No	Yes	High-Z (pulled up)	Pulled down
No	Yes	Yes	Pulled down	Pulled down
Yes	Yes or No	Yes or No	Pulled down	Pulled down

**Table 1:** FAULT aggregation table (Default option:reporting per side)

Prim fault	Low-side fault	High-side fault	FLT-X
No	No	No	High-Z (pulled up)
No	Yes	No	Pulled down
No	No	Yes	Pulled down
No	Yes	Yes	Pulled down
Yes	Yes or No	Yes or No	Pulled down

**Table 2:** FAULT aggregation table (reporting per phase option)

## RSTN (Reset) behaviour

While in Low-State, the RSTN pin forces all PWM input signals to “0”, turning off all SiC MOSFET gates.

## Protections

The CXT-PLA3SA12550A gate driver is protected on each channel for:

- Gate overvoltage
- Gate undervoltage
- Gate-source permanent short-circuit

## Board power dissipation

Current consumption of the CXT-PLA3SA12550A gate driver board (VCC=15V; VDCX+=0V) can be computed as follows:

$$I_{in} = 189mA + 11.05 * F_s$$

Where:

- $I_{in}$ : Input current (in mA) (wrt to VCC = 15V)
- $F_s$ : Switching frequency (in kHz)


The duty cycle of the PWM-XB/PWM-XT signals has almost no influence on the current consumption (assuming PWM-XB and PWM-XT duty cycles are complementary).

To stay within the specifications of the internal secondary voltages, the maximum average  $I_{in}$  current should be 1000 mA (for VCC =15V).

## Temperature measurement

The temperature of each phase is measured using an NTC resistance mounted on the power module DBC.


The NTC resistance variation with respect to temperature is reported in Figure 21 and obeys the formula provided in the section Absolute Maximum Ratings.



**Figure 21:** NTC resistance vs temp

The NTC resistance value is converted into an analog voltage fed to the connector pins TEMP-U, TEMP-V, TEMP-W.


Figure 22 shows the relationship between the TEMP-X voltage and the NTC temperature.



**Figure 22:** TEMP-X voltage vs temp

## Gate driver temperature derating

The CXT-PLA3SA12550A gate driver has been designed to operate at 125°C ambient upto 25kHz switching frequency. Above 25 kHz, a derating according to the graph below needs to be applied.



**Figure 23:** Gate driver temperature Derating

## Y-Cap connection to baseplate


The ground signal at gate driver primary side (GND) is connected to the baseplate via 2 Y-Caps (1nF each, 1000V) and 2 metallic parts. The purpose is to direct the high frequency common-mode currents (resulting from the high dV/dt and isolation barrier parasitic capacitances) towards the baseplate and hence create the shortest possible loop to optimize EMC performance.

The metallic parts have been designed to be breakable in case this connection would not be desired at system level.



## Timing Diagrams

**Figure 24** illustrates the CXT-PLA3SA12550A gate driver board low-side driver dynamic behavior in normal operation and fault conditions.



**Figure 24: Timing diagram CXT-PLA3SA12550A low-side gate driver behaviour**

### In Normal operation

On a PWM-XB rising edge (1), a rising edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board).

After the rising edge on G\_LS, the low-side power module is turned ON and the midpoint node is going to “0” state (voltage equals to  $R_{on}$  times current flowing through the power device). The D\_LS node is also pulled down and after the blanking time ( $t_{DESAT\_D}$ ), no desaturation fault is detected and FLT-X remains high.

On a PWM-XB falling edge (2), a falling edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board)

After the falling edge on G\_LS, the low-side power device is turned OFF.

### In DESAT fault situation

On a PWM-XB rising edge (3), a rising edge is generated on G\_LS (after the propagation delay through the CXT-PLA3SA12550A gate driver board)

After the rising edge on G\_LS, the low-side power module is turned ON; because of a desaturation fault, the D\_LS node does not reach its normal “0” level. Thanks to the DESAT comparator, the CXT-PLA3SA12550A gate driver board detects this fault situation and gracefully turns off G\_LS. The power device is turned off. The FLT-X signal is pulled down. The Fault is cleared after the fault timer expires.

### **In UVLO fault situation**

The UVLO status is monitored inside the primary and secondary devices (only the secondary UVLO situation is described here). When the UVLO comparator (5) detects an under-voltage situation, G\_LS is gracefully shut down and the FLT-X signal is pulled down. The fault is cleared after fault timer expiry.


### **Glossary**

Name	Description
D_HS	Drain of any high-side switch
S_HS	Source of any high-side switch
G_HS	Gate of any high-side switch
D_LS	Drain of any low-side switch
S_LS	Source of any low -side switch
G_LS	Gate of any low -side switch


### **Simulation model**

An accurate LTSpice model is available at the following link: <https://www.cisroid.com/document/download/cisroid-sic-intelligent-power-modules-ltspice-models-v1-0-zip-101>. . This model was matched with measurement results.

**Mechanical information<sup>13</sup>**



<sup>13</sup> Gate driver internal four mechanical fixing holes positions are subject to change between product versions



Physical dimensions (mm)

Base plate material: AlSiC

Power pins finish: Ni


Gate driver control pins finish: Au

Gate driver control connector: Harting 15110262401000

Item	Recommended reference	Comments
Baseplate fixing screws	M4x10 ISO 7380-2 A2 TX	
DC Bus Power connector bolts	M6x12 ISO 7380-2-A2-TX	Assumes min 0.7 mm DC power connector thickness
Phase power connector bolts	M6x12 ISO 7380-2-A2-TX	Assumes min 1.6 mm phase connector thickness
Gate driver female counter connector board-2-cable	Harting 15290262501000	
Gate driver female counter connector board-2-board	Harting 15210262601000	

The STEP file is available at the following link: <https://www.cisroid.com/document/download/cxt-pla3sa12xxxab-3d-step-model-pinfin-05-nov-2024-zip-418>

With respects to IPM Version A, the gate driver PCB dimension has changed slightly as shown in figure below.  
Customer should check the physical positioning of the DC BUS capacitor with respect to the IPM.



## Contact & Ordering

### CISSOID S.A.

<b>Headquarters and contact EMEA:</b>	CISSOID S.A. – Rue Francqui, 11 – 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 – F : +32 10 88 98 75 Email : <a href="mailto:sales@cissoid.com">sales@cissoid.com</a>
<b>Sales Representatives:</b>	Visit our website: <a href="http://www.cissoid.com">http://www.cissoid.com</a>

## Disclaimer

*Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.*